Phase | Tools and Process |
Logic Synthesis | Synopsys Design Compiler (ver. 2013.03-SP3) |
Placement and Routing | Cadence Encounter (ver. 10.13) |
Estimated Power Consumption | Synopsys Power Compiler (ver. 2013.03-SP3) |
Process | TSMC 0.18 μm |